

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 09/840,386 04/23/2001 Yoshihisa Matsubara NEKA 18.612 2510 26304 01/21/2004 EXAMINER KATTEN MUCHIN ZAVIS ROSENMAN VINH, LAN 575 MADISON AVENUE NEW YORK, NY 10022-2585 ART UNIT PAPER NUMBER 1765

DATE MAILED: 01/21/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)
•		09/840,386	MATSUBARA ET AL.
	Office Action Summary	Examiner	Art Unit
		Lan Vinh	1765
Period fo	The MAILING DATE of this commu or Reply	nication appears on the cover sheet v	with the correspondence address
Failu - Exter after - If the - If NO - Failu - Any r	WAILING DATE OF THIS COMMUN nsions of time may be available under the provision SIX (6) MONTHS from the mailing date of this com period for reply specified above is less than thirty period for reply is specified above, the maximum sere to reply within the set or extended period for reply	ns of 37 CFR 1.136(a). In no event, however, may a simunication.	a reply be timely filed nirty (30) days will be considered timely. ONTHS from the mailing date of this communication.
1)🖂	Responsive to communication(s) f	iled on 10 November 2003	
2a)⊠	This action is FINAL .	2b) ☐ This action is non-final.	
3) [atters, prosecution as to the merits is
<i>,</i> —	closed in accordance with the prac on of Claims	ctice under <i>Ex parte Quayle</i> , 1935 C	E.D. 11, 453 O.G. 213.
4) 🖂	Claim(s) 1.2 and 4-11 is/are pendir	ng in the application.	
•	4a) Of the above claim(s) <u>4-11</u> is/ard	e withdrawn from consideration.	
5) 🗌	Claim(s) is/are allowed.		
6)	Claim(s) <u>1 and 2</u> is/are rejected.		
7)	Claim(s) is/are objected to.		
	Claim(s) are subject to restri	ction and/or election requirement.	
Application	on Papers		
	he specification is objected to by th		
10)∐ T		a) ☐ accepted or b) ☐ objected to by	
400	Applicant may not request that any ob	jection to the drawing(s) be held in abey	rance. See 37 CFR 1.85(a).
11)[_] Ţ		d on is: a) ☐ approved b) ☐ c	disapproved by the Examiner.
40\[=	If approved, corrected drawings are re		
	he oath or declaration is objected to	by the Examiner.	
	nder 35 U.S.C. §§ 119 and 120		
		for foreign priority under 35 U.S.C.	§ 119(a)-(d) or (f).
a) <u>[</u> ≥	All b) Some * c) None of:		
		documents have been received.	
		documents have been received in A	Application No. <u>09/840386</u> .
	application from the intern	of the priority documents have been ational Bureau (PCT Rule 17.2(a)). n for a list of the certified copies not	
			§ 119(e) (to a provisional application).
a)	🔲 The translation of the foreign lan	iguage provisional application has be or domestic priority under 35 U.S.C.	een received
ttachment(s		,,	33 .=
)	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (P tion Disclosure Statement(s) (PTO-1449) Pa	TO-948) 5) Notice of I	Summary (PTO-413) Paper No(s) Informal Patent Application (PTO-152)
Patent and Trad D-326 (Rev.		Office Action Summary	Part of Paper No. 0104

Art Unit: 1765

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claim 1 is rejected under 35 U.S.C. 103(a) as being unpatentable over Ohashi et al (US 6,376,345) in view of Matsuo et al (US 6,296,714)

Ohashi discloses a process for manufacturing semiconductor device comprises the steps of :

forming N-type region and P-type region on a substrate 1 (col 11, lines 20-22), forming wiring 28, 26 to connect the N and P-type region (col 11, lines 36-37; fig. 7)

performing a cleaning step of the semiconductor wafer in portion 160 using a weak alkaline chemical solution (col 12, lines 15-17, col 14, lines 5-8, fig. 7 shows that the upper surface of wiring 28 is exposed during the cleaning step), which reads on performing a processing step on a semiconductor substrate on which the upper surface of the wiring is exposed using a liquid

illuminating the semiconductor wafer/substrate during the cleaning/process step (col 15, lines 1-3; col 17, lines 26-29), which reads on radiating light on the semiconductor substrate when performing the cleaning/process step

Ohashi also discloses that the cleaning/processing step is performed after a CMP (chemical mechanical polishing) step (col 16, lines 5-18)

Art Unit: 1765

Unlike the instant claimed invention as per claim 1, Ohashi does not specifically disclose illuminating/radiating light having wavelength of 500 nm to less than 1microns on the semiconductor substrate

However, Matsuo discloses a method of washing semiconductor substrate comprises the step of radiating light having wavelength of 500 nm to 900 nm (overlaps the claimed range of 500nm to less than 1 microns) on the semiconductor substrate during washing/cleaning (col 6, lines 51-53)

Since both Ohashi and Matsuo are concerned with the step of illuminating the semiconductor substrate during cleaning, one skilled in the art would have found it obvious to modify Ohashi's method by radiating light having wavelength of 500 nm to 900 nm on the semiconductor substrate during washing/cleaning as per Matsuo because according to Matsuo when light is irradiated at the washing, a wavelength of light to be irradiated to the semiconductor substrate is preferably 500-900 nm thus an effect of removing metal impurities near the surface of the substrate is heightened (col 6, lines 54-63)

3. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Ohashi et al (US 6,376,345) in view of Matsuo et al (US 6,296,714) and further in view of Klebanoff (US 6,169, 652)

Ohashi as modified by Matsuo has been described above. Unlike the instant claimed invention as per claim 2, Ohashi and Matsuo do not disclose that the

Art Unit: 1765

processing/cleaning step is performed in a state in which the semiconductor substrate is grounded.

However, Klebanoff, in a method of using different chucks to hold semiconductor wafer during processing, teaches maintaining/controlling the semiconductor substrate at zero voltage (ground potential) during processing (col 3, lines 15-17)

Since both Ohashi and Matsuo are concerned with the step of cleaning the semiconductor substrate, one skilled in the art would have found it obvious to modify Ohashi and Matsuo method by maintaining/controlling the semiconductor substrate at zero voltage (ground potential) during processing as per Klebanoff because Klebanoff states that employing a voltage-controlled electrostatic chuck will significantly reduce the likelihood of contaminant deposition on the substrate (see abstract).

Response to Arguments

4. Applicant's arguments filed 11/10/2003 have been fully considered but they are not persuasive.

Applicants argue that the Ohashi reference does not show or suggest a light source radiating light onto the semiconductor substrate because Ohashi teaches shading the first major surface of the wafer such that an illuminance of the first major surface of the wafer is 500 lux or less. This argument is unpersuasive because although the examiner recognizes that Ohashi teaches shading the first major surface of the wafer such that an illuminate of the first major surface of the wafer is 500 lux or less, Ohasi teaching of "an illuminance of the first major surface of the wafer is 500 lux" does not exclude the use of

Art Unit: 1765

radiating light on the semiconductor substrate. Thus, the examiner asserts that Ohasi reference suggests radiating light onto the semiconductor substrate.

It is also argued that neither Ohashi nor Matsuo suggest a cleaning step performed during or before a CMP process because Ohashi discloses performing the cleaning step after a CMP. The examiner disagrees because claim 1 requires that "a cleaning step performed during, before or after a step that include CMP" and Ohashi discloses performing the cleaning step after a CMP, the examiner asserts that Ohashi disclosure reads on claim 1.

In response to applicant's argument that there is no suggestion to combine the references of Ohashi and Matsuo/the combination of Ohashi with Matsuo would not lead a skilled artisan to the present invention, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5

USPQ2d 1596 (Fed. Cir. 1988)and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, since Ohashi suggests radiating light on the substrate in a cleaning step and Matsuo teaches the advantage of radiating light having wavelength of 500 nm to 900 nm on the semiconductor substrate during cleaning (paragraph 2), one skilled in the art would have found it obvious to incorporate Matsuo teaching into Ohashi method to produce the claimed invention.

5. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Conclusion

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Lan Vinh whose telephone number is 571 272 1471. The examiner can normally be reached on M-F 8:30-5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nadine Norton can be reached on 571 272 1465. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

LV

January 9, 2004